[1]
J. Batakala, “Structure Design Engineering for Optimal Analog Performance of Nanowire Junctionless MOSFET”, IJRESM, vol. 4, no. 9, pp. 273–276, Oct. 2021, Accessed: Nov. 21, 2024. [Online]. Available: https://journal.ijresm.com/index.php/ijresm/article/view/1404