1.
Dontha MS. AES-128 Algorithm Design with Verilog. IJRESM [Internet]. 2022 Aug. 15 [cited 2024 Nov. 21];5(8):37-40. Available from: https://journal.ijresm.com/index.php/ijresm/article/view/2314