M. S. Dontha, “AES-128 Algorithm Design with Verilog”, IJRESM, vol. 5, no. 8, pp. 37–40, Aug. 2022, Accessed: Nov. 21, 2024. [Online]. Available: https://journal.ijresm.com/index.php/ijresm/article/view/2314