Dontha, Mahalsa Sai. 2022. “AES-128 Algorithm Design With Verilog”. International Journal of Research in Engineering, Science and Management 5 (8): 37-40. https://journal.ijresm.com/index.php/ijresm/article/view/2314.