Dontha, M. S. AES-128 Algorithm Design With Verilog. IJRESM 2022, 5 (8), 37-40.